CS412/413

Introduction to Compilers Radu Rugina

Lecture 29: Finishing Code Generation 08 Apr 02

Putting Things Together

- · Accessing variables
 - Global variables: using their static addresses
 - Function arguments and spilled variables (local variables and temporaries): using frame pointer
 - Variables assigned to registers: using their registers
- · Instruction selection
 - Need to know which variables are in registers and which variables are spilled on stack
- Register allocation
 - No need to allocate a register to a value inside a tile

CS 412/413 Spring 2002

Introduction to Compilers

Code Generation Flow

- · Start with low-level IR code
- Build DAG of the computation
 - Access global variables using static addresses
 - Access function arguments using frame pointer
 - Assume all local variables and temporaries are in registers (assume unbounded number of registers)
- Generate abstract assembly code
 - Perform tiling of DAG
- Register allocation
 - Live variable analysis over abstract assembly code
 - Assign registers and generate assembly code


CS 412/413 Spring 2002


Introduction to Compilers


3


Example Low IR Program t1 = addr aarray[int] a t2 = x+it2 = t2*4 t1 = t1+t2function f:(int x) { t3 = [t1]int i; t3 = t3 + 1t4 = addr a a[x+i] = a[x+i] + 1;t5 = x+it5 = t5*4t4 = t4 + t5[t4] = t3CS 412/413 Spring 2002 Introduction to Compilers


Accesses to Function Arguments t6 = ebp+8 t7 = [t6] t1 = addr a t2 = x+it2 = t2*4t2 = t2*4t1 = t1+t2t1 = t1+t2 t3 = [t1] t3 = [t1]t3 = t3 + 1t3 = t3 + 1t4 = addr a t4 = addr a t8=ebp+8t5 = t5*4t4 = t4+t5t5 = t5*4 [t4] = t3t4 = t4 + t5[t4] = t3CS 412/413 Spring 2002 Introduction to Compilers

















Advanced Code Generation

- Modern architectures have complex features
- · Compiler must take them into account to generate good code
- · Features:
 - Pipeline: several stages for each instruction
 - Superscalar: multiple execution units execute instructions in parallel
 - VLIW (very long instruction word): multiple execution units, machine instruction consists of a set of instructions for each unit

CS 412/413 Spring 2002

Introduction to Compilers

15

17

Pipeline

Fetch Dec Exe Mem WB

- Example pipeline:
 - Fetch
 - Decode
 - Execute

 - Memory access
 - Write back
- · Simultaneously execute stages of different instructions

Instr 1	Fetch	Dec	Exe	Mem	WB		
Instr 2		Fetch	Dec	Exe	Mem	WB	
Instr 3			Fetch	Dec	Exe	Mem	WB

CS 412/413 Spring 2002

Introduction to Compilers

Stall the Pipeline

- It is not always possible to pipeline instructions
- Example 1: branch instructions

Fetch Dec Exe Mem WB Target Fetch Dec Exe Mem WB

• Example 2: load instructions

Fetch Dec Exe Mem WB Load Fetch Dec Exe Mem WB

CS 412/413 Spring 2002

Introduction to Compilers

Filling Delay Slots

- · Some machines have delay slots
- Compiler can generate code to fill these slots and keep the pipeline busy
- Branch instructions
 - Fill delay slot with instruction which dominates the branch, or which is dominated by the branch
 - Compiler must determine that it is safe to do so
- Load instructions
 - If next instruction uses result, it will get the old value
 - Compiler must re-arrange instructions and ensure next instruction doesn't depend on results of load

CS 412/413 Spring 2002

Introduction to Compilers

Superscalar

- Processor has multiple execution units and can execute multiple instruction simultaneously
- ... only if it is safe to do so!
- · Hardware checks dependencies between instructions
- Compiler can help: generate code where consecutive instructions can execute in parallel
 - Again, need to reorder instructions

CS 412/413 Spring 2002

Introduction to Compilers

VI TW

- · Machine has multiple execution units
- · Long instruction: contains instructions for each execution unit
- Compiler must parallelize code: generate a machine instruction which contains independent instructions for all the units
- · If cannot find enough independent instructions, some units will not be utilized
- Compiler job very similar to the transformation for superscalar machines

CS 412/413 Spring 2002

Introduction to Compilers

18

16

Instruction Scheduling

- Instruction scheduling = reorder instructions to improve the parallel execution of instructions
 - Pipeline, superscalar, VLIW
- · Essentially, compiler detects parallelism in the code
- Instruction Level Parallelism (ILP) = parallelism between individual instructions
 - Instruction scheduling: reorder instructions to expose ILP

CS 412/413 Spring 2002

Introduction to Compilers

.

21

Instruction Scheduling

- Many techniques for instruction scheduling
- List scheduling
 - Build dependence graph
 - Schedule an instruction if all its predecessors have been scheduled
 - Many choices at each step: need heuristics
- Scheduling across basic blocks
 - Move instructions past control flow split/join points
 - Move instruction to successor blocks
 - Move instructions to predecessor blocks

CS 412/413 Spring 2002

Introduction to Compilers

Instruction Scheduling

- · Another approach: try to increase basic blocks
 - Then schedule the large blocks
- Trace scheduling
 - Use profiling to find common execution paths
 - Combine basic blocks in the trace into a larger block
 - Schedule the trace
 - Problem: need deanup code if program leaves trace
- Duplicate basic blocks
- Loop unrolling

CS 412/413 Spring 2002

Introduction to Compilers

Instruction Scheduling

- · Can also schedule across different iterations of loops
- Software pipelining
 - Overlap loop iterations to fill delay slots
 - If latency between instructions i1 and i2 in some loop iteration, change loop so that i2 uses results of i1 from previous iteration
 - Need to generate additional code before and after the loop

CS 412/413 Spring 2002

Introduction to Compilers

22

Where We Are Source Program ü Assembly Code CS 412/413 Spring 2002 Introduction to Compilers 23