



CS 412 Introduction to Compilers

Andrew Myers
Cornell University

Lecture 16: Control flow graphs,
instruction selection
28 Feb 01


Administration

- Prelim 1: Tuesday, 7:30-9:30PM
 - in Phillips 203 (here)
 - topics covered: regular expressions, tokenizing, context-free grammars, LL & LR parsers, static semantics, intermediate code generation
- Prelim 1 review session Monday in class

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

2

Where we are



CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

3

Conditional jumps

- IR is now just a linear list of statements with one side effect per statement
- Still contains **CJUMP** nodes : two-way branches
- Real machines : fall-through branches (e.g. **JZ**, **JNZ**)

```
CJUMP(e, t, f)
...
LABEL(t)
if-true code
LABEL(f)

evaluate e
JZ f
if-true code
f:
```

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

4

Simple Solution

- Translate **CJUMP** into conditional branch followed by unconditional branch

```
CJUMP(TEMP(t1)==TEMP(t2), t, f)    CMP t1, t2
                                      JZ t
                                      JMP f
```

- **JMP** is usually gratuitous
- Code can be *reordered* so jump goes to next statement

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

5

Basic blocks

- Unit of reordering is a *basic block*
- A sequence of statements that is always begun at its start and always exits at the end:
 - starts with a **LABEL(*n*)** statement (or beginning of all statements)
 - ends with a **JUMP** or **CJUMP** statement, or just before a **LABEL** statement
 - contains no other **JUMP** or **CJUMP** statement
 - contains no interior **LABEL** used as a jump target
- No point to breaking up a basic block during reordering

```
LABEL(l)
...
CJUMP(e, l1, l2)
```

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

6

Basic block example

```


CJUMP(e, L2, L3)
LABEL(L1)
MOVE(TEMP(x), TEMP(y))
LABEL(L2)
MOVE(TEMP(x), TEMP(y) + TEMP(z))
JUMP(NAME(L1))
LABEL(L3)
EXP(CALL(NAME(f)), TEMP(x))
    
```

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

7

Control flow graph

- Control flow graph has basic blocks as nodes
- Edges show control flow between basic blocks



Fixing conditional jumps

- Reorder basic blocks so that (if possible)
 - the “false” direction of two-way jumps goes to the very next block
 - JUMPs go to the next block (are deleted)
- What if not satisfied?
 - For CJUMP add another JUMP immediately after to go to the right basic block
- How to find such an ordering of the basic blocks?

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

9

Traces


- Idea: order blocks according to a possible *trace*: a sequence of blocks that might (naively) be executed in sequence, never visiting a block more than once
- Algorithm:
 - pick an unmarked block (begin w/ start block)
 - run a trace until no more unmarked blocks can be visited, marking each block on arrival
 - repeat until no more unmarked blocks

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

10

Example


- Possible traces?



CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

11

Arranging by traces



- Can use profiling information, heuristics to choose which branch to follow

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

12

Reordered code

CJUMP(e, L2, L3)
JUMP(L3)
LABEL(L2) MOVE(TEMP(x), TEMP(y) + TEMP(z))
JUMP(L1)
LABEL(L1) MOVE(TEMP(x), TEMP(y))
JUMP(L2)
LABEL(L3) EXP(CALL(NAME(f)), TEMP(x))

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers 13

Reversing sense of jumps

CJUMP(e, L2, [L3])	
JUMP(L3)	
LABEL(L2) MOVE(TEMP(x), TEMP(y) + TEMP(z))	
JUMP(L1)	
LABEL(L1) MOVE(TEMP(x), TEMP(y))	
JUMP(L2)	
LABEL(L3) EXP(CALL(NAME(f)), TEMP(x))	

CJUMP(e, L2, [L3])	JUMP(L3)
LABEL(L2) MOVE(TEMP(x), TEMP(y) + TEMP(z))	JUMP(L1)
LABEL(L1) MOVE(TEMP(x), TEMP(y))	JUMP(L2)
LABEL(L3) EXP(CALL(NAME(f)), TEMP(x))	

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers 14

Progress

abstract syntax tree
syntax-directed translation (IR generation)
 intermediate code
syntax-directed translation (flattening)
reordering with traces
 canonical intermediate code
instruction selection (tiling)
 abstract assembly code
register allocation
 assembly code

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers 15

Abstract Assembly

- Abstract assembly = assembly code w/ infinite register set
- Canonical intermediate code = abstract assembly code – except for expression trees
- $MOVE(e_1, e_2) \Rightarrow \text{mov } e1, e2$
- $JUMP(e) \Rightarrow \text{jmp } e$
- $CJUMP(e, l) \Rightarrow \text{cmp } e1, e2$
 $[\text{jne}|\text{je}|\text{jgt}|\dots] l$
- $CALL(e, e_1, \dots) \Rightarrow \text{push } e1; \dots; \text{call } e$
- $LABEL(l) \Rightarrow l:$

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers 16

Instruction selection

- Conversion to abstract assembly is problem of *instruction selection* for a single IR statement node
- Full abstract assembly code: glue translated instructions from each of the statements
- Problem: more than one way to translate a given statement. How to choose?

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers 17

Example

MOVE(TEMP(t1), TEMP(t1) + MEM(TEMP(fp)+4))

$\text{mov } t2, \text{fp}$
 $\text{add } t2, 4$
 $\text{mov } t3, [t2]$
 $\text{add } t1, t3$

?

$\text{add } t1, [\text{fp} + 4]$

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers 18

Pentium ISA

- Need to map IR tree to actual machine instructions – need to know how instructions work
- Pentium is *two-address* CISC architecture
- Typical instruction has
 - *opcode* (`mov, add, sub, shl, shr, mul, div, jmp, jcc, &c.`)
 - *destination* ($x, [r], [k], [x+k], [r1+r2], [r1+w*r2], [r1+w*r2+k]$)
(**may also be an operand**)
 - *source* (any legal destination, or a constant)

```


mov eax,1          opcode dest src
                   add ebx,ecx
sub esi,[ebp]     add [ecx+16*edi],edi
je labell        jmp [fp+4]
    
```

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

19

Tiling


- Idea: each Pentium instruction performs computation for a piece of the IR tree: a *tile*



CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

20

Some tiles



CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

21

Problem

- How to pick tiles that cover IR statement tree with minimum execution time?
- Need a good selection of tiles
 - small tiles to make sure we can tile every tree
 - large tiles for efficiency
- Usually want to pick large tiles: fewer instructions
- Pentium: RISC core instructions take 1 cycle, other instructions may take more

```


add [ecx+4], eax    mov edx,[ecx+4]
                   ⇔ add edx,eax
                   mov [ecx+4],eax
    
```

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

22

An annoying instruction

- Pentium `mul` instruction multiplies single operand by `eax`, puts result in `eax` (low 32 bits), `edx` (high 32 bits)
- Solution: add extra `mov` instructions, let register allocation deal with `edx` overwrite




CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

23

Branches

- How to tile a conditional jump?
- Fold comparison operator into tile





CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

24

More handy tiles


`lea` instruction computes a memory address but doesn't actually load from memory



25

Maximal Munch Algorithm

- Assume larger tiles = better
- Greedy algorithm: start from top of tree and use largest tile that matches tree
- Tile remaining subtrees recursively




CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

26

Implementing tiles

- Explicitly building every possible tile per instruction: tedious
- Easier to write subroutines for tiling Pentium source, destination operands
- Reuse matching for all opcodes



CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

How good is it?

- *Very* rough approximation on modern pipelined architectures: execution time is number of tiles
- Maximal munch finds an *optimal* but not necessarily *optimum* tiling: cannot combine two tiles into a lower-cost tile
- We can find the optimum tiling using dynamic programming!

CS 412/413 Spring '01 Lecture 16 -- Andrew Myers

28